Math Bridge: ADC Headroom

← Back to Turning Signals Into Readings
Math BridgeOne learning thread

How much ADC headroom is “plenty”?

Use the chapter’s 0–100 °C mapping and 0.5 °C sensor to separate code resolution, rounding noise, sensor accuracy, and sample rate.

Phoebe guides this bridge
One targetFind which measurement limit actually dominates.
Chapter case12-bit ADC, 100 °C span, 0.5 °C sensor.
What it buys youStop buying unusable bits or pointless sample rate.

See the relationship before changing it

The chapter figure below shows: ADC conversion: a conditioned voltage and reference produce a quantized count at a chosen sample time.

The retained audit below checks several chapter fixtures. This model keeps those stated values fixed and changes only converter resolution, so the numeric fixture does not switch without explanation.

ADC conversion flow showing conditioned voltage, reference voltage, sample timing, quantized count, and measurement resolution.
ADC conversion: a conditioned voltage and reference produce a quantized count at a chosen sample time.

Derive the baseline in four named moves

  1. 1

    Name the input. The chapter baseline is 12 bits.

  2. 2

    Name the relationship. headroom step = 3,300 mV / 2^bits

  3. 3

    Substitute with units. 3,300 / 2^12 = 0.806 mV

  4. 4

    Read the result. Keep the unit beside the value. Use it only inside the technical boundary on this page.

Predict, then change converter resolution

Try Predict the direction of headroom step = 3,300 mV / 2^bits. Test another converter resolution, then compare adc headroom step.

12 bits
Chapter baseline
ADC headroom step

Observe More bits shrink ideal code width but cannot repair clipped input headroom. Reset converter resolution to 12 and compare adc headroom step.

Explain Each additional converter bit doubles the code count across the same input range, so the voltage represented by one code halves.

Check yourself

What should you do before trusting a moved-control result?
Answer: Predict its direction, apply the shown relationship, keep the units, and reset to the worked baseline.
What does this small model leave out?
Answer: Only converter resolution moves here. Field effects named in the technical boundary stay fixed.

1. Separate four different limits

Bit depth controls how many codes exist. Quantization noise is the rounding uncertainty inside a code. Sensor accuracy says how close the physical measurement is to truth. Sample rate controls which changes in time remain distinguishable.

Phoebe: More codes cannot repair an inaccurate sensor, and more samples cannot create a faster physical signal.

2. Reproduce the 12-bit voltage step

1

Count the codes212 = 4096.

2

Use step = span ÷ codesq = 3.3 V/4096.

3

Convert volts to millivolts3.3 V = 3300 mV.

4

Divideq = 3300/4096 = 0.8057 mV, about 0.806 mV.

3. Put the temperature rounding noise on a scale

1

Map the 100 °C span across the same codesq = 100/4096 = 0.0244 °C.

2

Use uniform-rounding RMSσq = q/√12.

3

Substitute and divideσq = 0.0244/√12 = 0.00705 °C.

4

Compare like units0.5/0.00705 = 70.9, so the ADC rounding floor is about 70.9× smaller than sensor accuracy.

4. Turn sensor accuracy into effective bits

Neff = log2(full scale / sensor accuracy)
1

Form the distinguishable-level ratio100/0.5 = 200.

2

Take base-2 logarithmlog2(200) = 7.64 bits.

3

Compare ideal SNR12 bits: 6.02(12)+1.76 = 74.0 dB; 16 bits: 6.02(16)+1.76 = 98.1 dB.

The converter gains ideal code performance, but this sensor still carries only about eight bits of accuracy evidence.

5. Keep timing separate

The chapter uses an illustrative 120 s room-temperature cycle to expose oversampling, not as a universal HVAC value.

1

Convert period to frequencyfmax = 1/120 = 0.00833 Hz = 8.33 mHz.

2

Apply Nyquistfs ≥ 2(8.33) = 16.7 mHz.

3

Invert frequency to interval1/0.0167 ≈ 60 s per sample.

4

Compare with 1 kHz1000/0.0167 ≈ 60,000× oversampling.

6. Check yourself

1. What is one 12-bit code over 100 °C?

100/4096 = 0.0244 °C.

2. Why does 16-bit conversion give little real improvement here?

The 0.5 °C sensor accuracy implies only 7.64 effective bits across the span.

3. Does a 60 s sample interval suit every room signal?

No. It follows only from the illustrative 120 s cycle and must change when the fastest real event changes.

7. Honesty boundary

The code-width calculation keeps the 3.3 V range fixed, and its ideal noise comparison assumes uniform, independent rounding error. It does not include reference error, nonlinearity, thermal noise, interference, or real effective-bit limits, and the 120 s timing example is only an illustration.

Uniform independent quantization noise
Assumed independent uniform converter rounding error
ideal SNR describe an ideal converter
Ideal converter signal-to-noise estimate
Real ADCs add reference error
Unmodelled converter reference-voltage error
non-linearity
Unmodelled converter transfer nonlinearity
thermal noise
Unmodelled thermal measurement noise
interference
Unmodelled electrical interference
effective-number-of-bits limits
Practical converter resolution limit
120 s cycle is catalog-typical illustration explicitly not stated by the chapter
Illustrative room-temperature variation period

Go deeper in Conversion Math and Failure Modes for calibration, aliasing, and analog-front-end limits.