A field team faces an unresolved physical question: What voltage appears when two GPIO outputs fight? They must answer it before changing high resistance on the real device. Predict the direction first.
See the relationship before changing it
The figure reads from left to right. The blue card is high resistance. The middle card applies this page's relationship. The green card is total resistance. Walk the arrows once: set the input, apply the rule, then read the result with its unit.
The retained audit below checks several chapter fixtures. This added model holds every other chapter fixture fixed, so the numeric fixture does not switch without explanation.
Derive the baseline in four named moves
- 1
Name the input. The chapter baseline for high resistance is 30.
- 2
Name the relationship. Itotal=3.30/(30.0+30.0)=55.0 mA Vnode=(0.0550)(30.0)=1.65 V 55.0/15.0=3.67 LED loads 55.0/40.0=1.38 times the example absolute maximum Peach=(0.0550)^2(30.0)=90.8 mW
- 3
Substitute the chapter fixture. Set high resistance to 30. The page ledger gives total resistance as 60.0 ohm.
- 4
Read the result. Keep ohm beside the value. Use it only inside the technical boundary on this page.
Predict, then change high resistance
Try Predict the direction of total resistance. Move one control, calculate, then check your prediction.
Observe Current depends on the sum RH+RL; node position depends on the resistance ratio. Reset the control to 30 and compare total resistance.
Explain Only high resistance moves here. The other chapter fixtures remain fixed.
Check yourself
What should you do before trusting a moved-control result?
What does this small model leave out?
1. Start with the physical story
A driven HIGH connects a node toward the positive rail through a small transistor resistance. A driven LOW connects it toward ground through another. If both happen together, the node becomes the midpoint of a live current path.
2. Name every algebra move
Add the loopPut the high-side and low-side on-resistances in series.
Find currentUse I=V/(RH+RL).
Find node voltageUse the drop across RL: Vnode=IRL.
Compare limitsDivide current by the example loads and absolute maximum.
Price each stageUse I²R for each output transistor.
3. Reproduce the chapter case
Vnode=(0.0550)(30.0)=1.65 V
55.0/15.0=3.67 LED loads
55.0/40.0=1.38 times the example absolute maximum
Peach=(0.0550)^2(30.0)=90.8 mW
The current is excessive while the node is neither below 0.80 V nor above 2.00 V.
4. Try one real input
TryChange the HIGH driver's on-resistance and predict which rail wins.
ObserveA weaker HIGH driver raises total resistance, lowers current, and lets the fixed LOW driver pull the node downward.
ExplainCurrent depends on the sum RH+RL; node position depends on the resistance ratio.
This is a resistive steady-state teaching model tied to the chapter's example values.
- Resistance
- Real output resistance changes with voltage, process, temperature, and current.
- Limits
- Logic thresholds and absolute maxima must come from the exact device datasheet.
- Time
- Edge overlap, package current totals, ESD structures, and transient heating are omitted.
Correct, not complete: this ledger does not qualify a GPIO pin, shared bus, level shifter, or protection network.
5. Use the result in the design
Use direction control, reset-safe pull states, open-drain sharing where appropriate, and series protection only after checking timing and logic thresholds.
6. Record the evidence state
Record both pin modes, supply rails, reset sequence, output-voltage/current curves, logic thresholds, package limits, and measured overlap time.
7. Check yourself
Why is the contested node not necessarily 1.65 V?
What reduces current without deciding a valid logic state?
Is 40 mA a safe design current?
The arithmetic explains the named contention case; it is not a pin-survival guarantee.
- Resistance
- Real output resistance changes with voltage, process, temperature, and current.
- Limits
- Logic thresholds and absolute maxima must come from the exact device datasheet.
- Time
- Edge overlap, package current totals, ESD structures, and transient heating are omitted.
Correct, not complete: this ledger does not qualify a GPIO pin, shared bus, level shifter, or protection network.
Eddie guides